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1.0 S U M M A R Y  
The requirement of this contract, advanced development of 
the packaging for h i g h  power switching semiconductor devices, 
(transistors, diodes, MOSFET devices, GTO thyristors, etc.) is an 
integral part of the overall program at NASA Lewis Research 
Center to build high power distribution systems for the initial 
Space Station and future space craft. 
As specified in the statement of work, the emphasis of the 
task to be performed is on the design, fabrication and testing of 
suitable packages to house power semiconductor devices, while 
conforming to the constraints of the Space Station, defined in 
terms of the package thermal, electrical and mechanical 
parameters. The package concept has to be adaptable to various 
types of devices as well as be scalable to higher and lower power 
levels. 
A transistor and diode w i t h  specified electrical ratings and 
characteristics are used as a vehicle to establish and test the 
package design. The chip procurement for these devices was an 
option, but considering the experience in h i g h  current and h i g h  
voltage device design and manufacturing at Power Technology 
Components (P.T.C.) and the advantage of improved compatibility, 
complete device design has been performed for both transistor and 
diode. The major physical dimensions of the two chips, the 
external package outline and most of the internal assembly 
components are identical and conform to the same or similar chip 
fabrication and assembly techniques. 
The main common features of both devices are: 
1. High temperature glass passivated junctions. 
1 
2. Chip surfaces coated with high voltage junction 
coating . 
3.  A l l  of the interior surfaces of the assembly cavity are - 
vacuum process coated with Parylene. 
4. A l l  electrical, thermal and mechanical interfaces are 
metallurgically bonded. 
surf ace. 
6. Hermetically sealed in nitrogen. 
7. Electrical ly isolated package. 
8. Thermal resistance junction to case 0.2'C/W, typical. 
9. Power dissipation greater than 250W at 7 5 ' C .  
M a j o r  electrical ratings and typical characteristic 
requirements: 
Transistor 
Collector Base voltage 
Collector Emitter voltage 
(sustaining) 
Gain Rated Coll. current 
Continuous Coll. current 
Switch time (off) 
(at rated current) 
Diode 
DC Blocking voltage 
Average forward current 
Peak surge current 
Reverse Recovery 
(at rated current) 
600 volts 
500 volts 
50 ampere 
100 ampere 
3 9  OYS 
1000 volts 
50 ampere 
600 ampere 
0.5us 
A l l  of the major package design features and test parameters 
The exceptions are elevated temperature (1OO'C) diode leakage 
currents and reverse recovery time. 
2 
2.0 INTRODUCTION 
Nasa Lewis Research Center has in the past been instrumental 
in the development of power semiconductor components f o r  space 
power distribution. These components include bipolar power 
transistors and fast switching power diodes. These devices are 
now commercially available. The Lewis program w i t h  Westinghouse 
developed the D60T/D62T capable of 50 amperes and 500 volts w i t h  
switching frequencies of 20 to 50 KHZ. 
P.T.C.. under contract to Lewis, previously developed two 
h i g h  voltage, h i g h  current fast recovery diodes. These diodes 
a r e  now commercially available as P.T.C.'s PTC923 ( 5 O A )  ana 
PTC953 ( 1 3 0 A )  diodes. The previous device development program at 
Lewis, however, concentrated on chip development and d i d  not 
address the problem of packaging high current, h i g h  voltage 
semiconductor devices. The devices developed were encapsulated 
in existing power semiconductor packages. These packages were 
designed for terrestrial appl ications, where weight, size and 
isolation were not problems. 
The benefits of h i g h  voltages and h i g h  frequencies can 
reduce conductor and magnetic material weight. The power 
semiconductor devices themselves would need a new type of package 
to make them comply to the weight reduction program for space 
f 1 ight. 
The current development program is a program to develop a 
package to house both a h i g h  current, h i g h  voltage transistor and 
a h i g h  voltage, high current, fast recovery diode in an isolated 
hous ing. 
The transistor specifications call f o r  a 50 ampere gain of 
3 
12 at 2.5 volts. and a sustaining voltage of 500 volts. T h e  
diode specification calls for a 50 ampere forward voltage of 1.5 
volts and a reverse voltage of 1000 volts w i t h  a reverse recovery 
time of 500 nanoseconds at 50 amperes. 
The 50 ampere and.500 volt requirement defined the design 
limitations of the package. The resultant package outline is 
larger than required for a 50 ampere diode, since i t  was 
determined that the chip design in the package could accommodate 
a 1000 volt, 125 ampere fast recovery diode. This report wi l l  
describe a 50 ampere diode as required by the contract. 
4 
3.0 CHIP DESIGN 
3 . 1  General 
The major chip design features f o r  both the transistor and 
diode are based on previous designs utilized at P.T.C.. Two 
power diodes rated at 1200 volts, 50 and 150 amperes were 
developed for N A S A  under contracts N A S 3 - 2 2 5 3 9  and N A S 3 - 2 3 2 8 0 .  
Large area (up to , 5 5 0  inch square) darlington transistors w i t h  
- - A : - - -  ..- L -  4 n n n  . . - I C -  - - A  inn --_---- r l a t , a ~ n n s ~  = m r l  L - a c ~ i i g a  up LU L V V V  v u i c a  aiiu A V V  a a a s p s r s a  W C - A S  U S - - S Y T - -  - a s -  
fabricated for motor control applications. 
To avoid the detailed matching of chip characteristics for 
paralleled chip assemblies, in all of these devices, a single 
chip has been used successfully. The same approach was chosen 
for this project. To take f u l l  advantage of the package 
dimensions, as well as provide for the maximum thermal and power 
characteristic evaluation, the largest area transistor and diode 
chips that could be accommodated in the package, have been 
designed. Hexagonal shape chips help to maximize the use or 
circular package design and allow the use of conventional 
processing by circular saw cutting wafers into chips. 
The large chip size imposes stringent requirements on the 
uniformity of the silicon starting material. T o  obtain 
homogenous distribution of doping impurities, h i g h  minority 
carrier lifetime and low oxygen and carbon content, neutron 
transmutation doped, float zone processed silicon is used. 
3 . 2  Transistor 
The transistor chip is an N P N  triple diffused, glass 
passivated mesa, with solderable metallization on the collector 
side. The base and emitter metallization is aluminum which 
5 
enables w i r e  attachment by ultrasonic wire bonding. Heavily 
+ 
doped N region in the collector gives the chip its mechanical 
strength to endure the handling during the manufacturing 
processes. This layer has no bearing on the operation of the 
transistor and constitutes a negligible series resistance. The 
lightly doped collector layer ( N e >  determines the voltage 
capabilities of the transistor; its thickness increasing as the 
breakdown voltage rating (Vc-0) of the transistor increases. 
The dimensions and impurity concentration of the P-layer 
base affect the switching time, emitter base voltage and gain 
related characteristics. 
The emitter N +  layer and its surface area and geometry 
configuration determines the gain and current carrying capability 
of the transistor. (Figure 1 )  
3.2.1. Static Characteristics 
In any transistor design the basic and initial 
considerations are those of maximum voltage and current handling 
capabilities. These are the static or dc characteristics of the 
device. 
3.2.1.1 Voltage 
The requirement is for the minimum base-collector breakdown 
voltage (Vc-01 to be 600 volts. The collector-emitter sustaining 
voltage (VC-O(SUS)) is specified at 500 volts. 
VCBO. Based on previous experience and confirmed by 
calculations. 60 ohm cm resistivity starting material was 
specified. In the triple diffused transistor structure it forms 
the undiffused collector region and during the reverse bias 
conditions. wi 1 1  support the specified voltage. 
6 
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When a reverse bias potential is applied between the 
collector and base or emitter terminals, the undiffused, n-type 
intrinsic resistivity layer and the diffused, p-type base layer 
are depleted of free charge carriers until the electric field 
generated by the negative donor ions in the collector and the 
positive acceptor ions in the base cancels the applied field. 
The depletion region spreads from the p-n junction as the applied 
potential is increased until either the intrinsic layer or the 
base layer is entirely depleted. For a graded base layer, 
assuming that the voltage blocking capability is limited only by 
the depletion width and not by junction passivation or ionization 
effects, the thickness of the depletion region, d, at a given 
applied voltage, Vbd, is given by the following formula: 
c 1 1  
112 d=(2KEoVbd/qNd) 
where Eo = permittivity of free space = 55.4 electron charges 
volt micrometer 
q = electron charge 
K = dielectric constant of silicon = 12 
Nd = donor concentration in 60 ohm cm n-type silicon 
= 9 x lOexpl3 atoms/cm3 = 90 atoms/cubic micrometer 
For Vbd = 600 volts, the calculation indicates a depletion layer 
thickness of 95 micrometers. Therefore, the transistors 
undiffused, intrinsic collector layer must be at least this 
thick. 
V C E O ( S U ~ . ) .  The minimum reverse bias collector to emitter 
avalanche voltage that occurs when the base terminal is rloating 
or open, termed the sustaining voltage, VCEO(sus), is less than 
the voltage allowed by collector base depletion that was used in 
the calculation above. This is due to low level current gain of 
the carriers provided by the forward biased base emitter junction 
causing premature breakdown. An approximation of the sustaining 
voltage is given by the following relation: 
c 1 1  
l/n 
VCEO(SUS) = Vc-o/(B) 
where VCBO = the base collector breakdown voltage 
= 600 volts 
B = the low level current gain 
= 2  
n = a parameter of the avalanche multiplication 
factor M 
= 4 for npn silicon transistors 
The relation indicates that a sustaining voltage of 505 volts may 
be anticipated for a transistor w i t h  a base collector breakdown 
voltage of 600 volts. C13 
3.2.1.2 Current 
A s  suggested above, a tradeoff does exist between maximum 
controllable current density and collector-emitter sustaining 
voltage. These considerations are based on the work done b y  P. 
L. Hower under NASA contract N A S 3 - 1 8 9 1 6 .  The current density is 
calculated by dividing the maximum gain rated current by the 
active emitter area. The specified on-state collector-emitter 
saturation voltage is 1 volt at 50 amperes and the gain of 8. 
For chip design shown on Figure 1, the current density J = 32.5 
amperes/cm . C23 Reference to graph in Figure 2 of maximum 
controllable current density vs. collector emitter saturation 
voltage, indicates that greater than 500 volt capability can be 
expected at the given conditions and the required gain of 12 at 
9 
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50 amperes and 2.5 volts of V , - ~ ( s a t ) .  This is also confirmed b y  . 
the results of two diffusion lot evaluations shown in Figure 3,a. 
3.2.2 Dynamic Characteristics 
In energy conversion applications the transistor is used in 
the switching mode. During the last few years, following the 
progress made in power transistor voltage and current handling 
capabilities, the attention has been directed to switching 
characteristics between "on" and " o f f "  states and the associated 
power losses. Power switching transistor must handle large 
voltages during the off condition and large currents during the 
on conditions. The switching from one state to the other should 
happen as rapidly as possible; therefore, the transistor must 
respond to a driving signal, virtually instantaneously. 
In designing transistors for maximum switching speed, the 
primary task is to evaluate and balance the trade-off effect on 
other device characteristic requirements. The major parameters 
affected are collector-base breakdown voltage, grounded-emitter 
saturation voltage, base resistance, emitter-base breakdown 
voltage, punch-through voltage and collector capacitance. 
3.2.2.1 Physical Properties 
- - 
For  the triple diffused power transistor structure, the 
physical characteristics that had to be optimized are the emitter 
area, the P-type base layer and the N- collector region. 
To make the emitter area as small as possible for lower ' 
junction capacitance and still maintain the current carrying 
capability, three individual emitter cells connected in parallel 
have been utilized. 
1 1  
pc 0 c VI 
VI 
I 
I 
I 
I 
I 1
I 
I 
- 
z m c 
c 
0 -  
-3 
8 
W n 
3 
P m 
z 
% a
m c
0 
a 
a 
a 
a 
a 
m 
4 
c 
(D 
u1 
z 
I 
s m 
r! 
0 (3
II 
I1 n 
,I 
I1 0 
a 
a 
a 
= 
0 
I c 
0 
N 
z 
d 
n 
m 
at 
L 
a co 
L a  
z .r( 
The impurity concentration and the metallurgical base w i d t h  
are directly related to the gain of the transistor, however, the 
speed at which the collector current rises during the turn-on 
phase, is inversely proportional to the gain. A compromise has 
been achieved by empirical adjustments of the base parameters 
during diffusion processing. 
The turn-off switching of the collector current is 
physically related to the transistor region tnat nas to support 
the voltage, the N collector region. The higher the transistor 
voltage rating, the longer i t  takes to turn it off. 
- 
Some of the physical parameter effects and electricai 
characteristic trade-offs can be seen in Figure 3, a. 
3.2.2.2 Swi tchinq Times 
The switching period between the two stable states consists 
of two transitional states: turn-on (to,,) to conduction and 
turn-off (toif) to return the transistor to its cut-ofr state. 
Turn-on of a transistor from its cut-off state is 
characterized in the delay time ( t d )  to build up the collector 
current to 10% of its maximum value and the collector current 
rise time (tr), measured from 10% to 90% of the maximum value. 
A t  cut-off the collector base and base-emitter junctions are 
reverse biased. The transition from one state to the other 
requires a certain quantity of charge. As the base drive is 
initiated, the charges are supplied by the base current and the 
emitter-base capacitance is charged. The time to attain the 
charge is a delay in rise time. 
The rise time of the collector current characterizes the 
speed of the transition to the conduction state. It is directly 
13 
related to the effective (not metallurgical) base w i d t h  
thickness. The rise time of the collector current is important 
in applications concerned w i t h  turn-on power losses. 
Turn-off switching also is divided in two phases, although 
the distinction is purely electrical and does not correspond to 
any physical reference. In order to return the transistor to its 
cut-off state, all of the accumulated charges must be eliminated. 
By changing the polarity of the base drive, the base-emitter 
junction is reverse polarized. However, the fall of the 
collector current cannot occur until a sufficiently large portion 
of the stored charges in the collector have been removed. 
The time interval from the base current reversal to the time 
the collector voltage has increased to 10% of its maximum value 
is defined as storage time (ts), Figure 32. The storage time is 
related to the minority carrier lifetime in the base ana 
collector regions. It is also largely dependent on the base 
I 
drive circuits and certain circuit design techniques are used to 
I i m i t  this time considerably. 
A s  the operating point of the collector current moves from 
the quasi-saturation to the linear portion of the load line it 
traverses through the active region into the off state. This 
turn-off portion is defined as collector current fall time (tf). 
The fall time is of particular importance in appli.cations with 
inductive loads because the majority of power losses occur during 
the end of storage time and especially during the fall time; 
therefore, it must be as short as possible. The fall time 
physically is related to the collector 'thickness and its 
resistivity. The higher the collector region resistivity, the 
longer the fall time. 
3.3 Diode 
The diode design calculati.ons and analysis were performed 
and proven under NASA contract NAS3-23280 and reported in final 
report No. CR168196. Although a new chip has been designed, 
increasing the area to fit the maximum space allocated in the 
package, tne design approach remains tne same. (Figure 4 i  
3.3.1 Physical Properties 
The chip is fabricated from 35 ohm cm, float zone, neutron 
doped n-type si 1 icon. The p-n junction terminates on the 
positive bevel of the moat and is h i g h  temperature glass 
passivated. The positive bevel mesa contouring allows the use of 
relatively low resistivity material. This improves the trade-off 
between blocking voltage, switch time and the forward voltage 
drop. A flash of evaporated gold (200-300 angstroms), deposited 
on the anode surface, in addition to the tri-metal (Al-Ti-Ni), 
improves the solderability, thereby reducing the contact 
resistance. The following parameters have been established and 
used to fabricate the device: 
Starting material resistivity = 35 ohm cm 
Background impurity conc. = 1.5 x 10 atoms/cm 
Anode surface impurity conc. = 2.5 x 10 atoms/cm 
p anode junction depth = 140 microns 
Depletion layer width @ 1250 V ,  is 92 microns 
Grade constant of the p layer = 1.29 x 10 
14 3 
19 3 
+ 
+ 17 
atoms/cm3 111 
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3.3.2 Electrical Characteristics 
The blocking voltage ( V R )  that can be theoretically achieved 
with this structure is approximately 1680 volts. The highest 
voltage obtained w i t h  this device to date is approximately 1400 
volts with a typical average value of 1100 volts. 
The reverse leakage current ( I R )  is higher than specified, 
especially at elevated temperature. This is due to the larger 
chip area and gold diffusion. A typical leakage current value at 
rated voltage (1000~) at room temperature is approximately 100 
micro amperes. 
The forward voltage ( V F )  is considerably better than 
specified due to large area higher current capability. 
The reverse recovery ( t r r )  time is the time lapse required 
for the diode to regain its reverse bias capabilities from a 
forward conduction condition, after it is abruptly reverse 
biased. The specification for the recovery time is at elevated 
temperature only (100'C) and on the average runs 150 to 250 
nanoseconds higher than specified. A t  room temperature the 
readings are at or below the elevated temperature requirement of 
500 nanoseconds at 50 amperes. Gold diffusion is used to reduce 
the minority carrier lifetime and increase the recovery speed. 
Additional process and structure adjustments are required to 
further reduce the reverse recovery time, especially at the 
higher current specifications with increasing junction 
capacitance as the device area is increased. 
In addition to the specified current rating requirements, 
the diode evaluation tests w e r e  increased to 125 amperes, as 
shown in Figure 36. 
17 
3.4 Evaluation 
Every wafer fabrication lot prior to its release for 
assembly was evaluated by random chip selection, experimental 
assembly and electrical testing of  the major characteristics VR, 
V F ,  t, f o r  the diode and Vc-0,  sat. ) ,  VCEO(SUS), V ~ ~ ( s a t . ) ,  
V~~(sat.) and switching times for the transistor. 
The sample chips were not assembled in the newly designed 
package b u t  in a special assembly arrangement to eliminate any 
potential variables introduced by the new design. A sampie or 
the wafer fabrication lot evaluations is shown in Figure 3, b. 
Additional information of the diffused junction parameters 
is included to show the correlation of the calculated target 
values. actual measured values and the resulting "on the target" 
electrical characteristics. (Figure 3, a & b )  
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4.0 WAFER PROCESS I NG 
Wafer fabrication processes are mostly conventional silicon 
Processing procedures w i t h  minor modifications. These have been 
described previously in detail. Process flow diagrams, Figure 5 ,  
I f o r  the transistor and Figure 6 f o r  the diode, outline the major 
fabrication steps with the appropriate cross sections of the 
devices. 
I 
I 
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Neutron doped n-type silicon wafer 
Phosphorus deposition and drive-in 
diffusion to form collector n+ layer 
Single sided lap and polish. 
Oxidation and oxide removal from 
base side. 
Boron deposition and drive-in 
diffusion to form p base layer 
Photoresist mask, oxide etch, 
phosphorus deposition and drive-in 
to form n+ emitter pattern 
Photoresist mask, oxide etch and 
silicon etch to form collector- 
base junction termination 
Hard glass passivation of pn 
junction in moat 
Contact photoresist mask and oxide 
etch to define base and emitter 
regions 
Collector 3-layer and baselemitter 
aluminum metallization 
I I 
** *.I& 
-9 9- I \ 
t------------ -1 
Figure 5 ,  Triple-diffused Transistor 
Process Sequence Outline 
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S t a r t i n g  material  wafer, 
neut,nn doped N - t y p e  s i l icon 
N 
P+ 
Boron deposition and drive i n  
diffusion t o  form anode Pc l ayer  
P" 
Single s ide  lap  & polish 
oxidation and oxide removal 
from cathode s ide 
Phoqnorus deposition and 
drive-in diffusion t o  form 
N+ cat'lode layer  
Photornsist mask, oxide and 
moat e tch t o  form posi t ive 
angle bevel 
Hard g lass  passivation of the 
P/N junction in the  moat 
N 
I .: P+ I 
N I 
I Oxide% p+ 
Contact photoresist  and oxide 
etch t o  define anode and 
cathode areas 
Anode and cathode three layer 
metall ization 
I # I 
Figure 6 ,  Diode Process sequence out l ine  
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5.0 PACKAGE DESIGN CONSIDERATIONS 
5.1 Diode and Transistor Packape Features 
Space station semiconductor package design reflects Some or 
the latest technology in high power semiconductor device material 
and processes. The package is designed to hermetically enclose 
the device and provide: 1 )  protection from space environment, 
ground handling and shuttle launch conditions. long term orbit 
Power Management and Distribution (PMAD) operation, 2 )  reliable 
electrical. thermal and mechanical interfaces and, 3 )  light 
weight and low volume construction. (Figures 7 and 8 )  
As many common piece parts as possible are shared by both 
transistor and diode, with the assembly methods nearly identical. 
The package materials were selected to be compatible to 
Space Station environment as well as comply with the mechanical, 
electrical and thermal requirements of the semiconductor devices. 
5.1.1 Electrical 
A l l  electrically active components are isolated from the 
main body of the package. The insulation is designed to comply 
with the requirement to withstand a 2500 volt potential 
difference between the bottom plate and the collector of the 
transistor and the anode of the diode. 
The material selection and the package structure reatures 
are designed to minimize electrical energy losses due to eddy 
currents. stray inductances and capacitances. 
The following package features are designed to minimize 
energy 1 o s s e s :  
1. The package is single-ended with all electrical 
terminals on a single plane. This prevents coupling into the 
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inherent shorted turns. The conventional double-ended package 
for power semiconductors has a "shorted turn" problem that must 
be considered when analyzing their energy loss profiles. This 
problem presents itself, by looking at the transformer action of 
the various package components. The secondaries or "shorted 
turns" that cause losses are conductive rings used to manufacture 
the package, such as glass-to-metal or metal seals or weld rings. 
This problem is diagrammed in Figure 9. 
There are two ways to eliminate coupling into the shorted 
turn. One obvious way is to eliminate the rings or open them so 
they cannot conduct. This method is not practical. The second 
way is to terminate the package on one plane. This method 
prevents coupling even when the rings are present, see Figure 10. 
2. All electrical contacts between internal conductors and 
the external terminals are crimped and resistance welded. 
3. Stranded internal power conductors (cables) aid high 
frequency electrical conduction by skin effect. 
4. Large, pure copper (oxygen free h i g h  conductivity) 
power conductors minimize electrical resistance. 
5. All conductors are minimum length and maximum diameter 
to minimize circuit inductance. 
6. Insulators have h i g h  dielectric strength and I ow 
dissipation factor. 
5.1.2 Electrical/Mechanical 
A t  the top of the diode package are two h i g h  power, threaded 
copper, stud terminals f o r  anode and cathode connection. A t  the 
base of each stud terminal is a jam taper cone, which provides an 
interference f i t  w i t h  the ring tongue terminal inside diameter, 
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Shorted Turn 
r4. 
Package End 
P a C k a Z d  Terminal Terminal 
Inductance 
Figure 9 
Simplified schematic diagram of a 
double-ended package with a short- 
.ended turn as indicated. 
- 
Package End Lead 
Terminals Inriuc-a ce 
Shorted Turn 
(No Longer a Secondary) 
Sc%matic of single-ended package 
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I thereby. reducing electrical contact resistance. it also 
prevents the ring tongue terminal from rotating. 
The ring tongue terminal and American Standard No. 10 
stainless steel hardware is supplied. To provide a secure and 
reliable electrical/mechanical connection without damage to the 
soft copper stud, the following procedure is recommended: 
1. Loosely assemble ring tongue terminal. lock washer, 
flat washer and nut as shown in drawing 50-0268. 
2. Center inside diameter of ring tongue terminal on jam 
taper cone and hold in place by hand. 
3. Center flat washer to ring tongue terminai outside 
diameter and hand tighten nut. 
4. Torque nut to 12 inch-pounds - + 0.5 inch-pounds. 
The plain nut, NAS 671C10 is a small pattern type. It 
allows enough clearance from the electrical barrier on the 
plastic cap to insert a socket or nut driver. The nut can be 
easily tightened to the torque specified w i t h  an 11/32 socket and 
a torque wrench reading in inch-pounds. 
The transistor package has two stud terminals identical to 
the diode package. They are the emitter and collector 
connections. Information and description of hardware pertaining 
to the diode package also applies. In addition there is a 
smaller flattened and pierced terminal. It is the base 
connection and mates with the insulated terminal provided. 
Terminals on the transistor package are spaced in accordance 
w i t h  NEMA, General Standards For Industrial Controls and Systems, 
No. ICs 1-1983, Table 1-111-2, which calls for 900 volts peak 
working voltage. The package also exceeds the requirements of 
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Underwriters Laboratories UL1557, Standards for Safety. 
Electrically Isolated Semiconductor Devices for 600 volts R M S  at 
the terminals. Creepage from the base terminal to either 
collector or emitter terminal is .S75 inches. Creepage from any 
terminal to any conductive point on the package is .625 inches 
minimum. A l l  paths through air are .438 inches minimum. The 
transistor package exceeds the 600 volt Underwriters Laboratories 
specification. 
Terminals on the diode package are spaced in accordance w i t h  
the same NEMA specification. The package is suitable for 1400 
volts peak working voltage applied to the terminals. Creepage 
from terminal to terminal and from any terminal to any conductive 
point on the package is ,625 inches minimum. A l l  paths through 
air are .438 inches minimum. The package exceeds the 
requirements of the UL15S7 specification. 
S. 1.3 Thermal 
The prime consideration of the package design is the 
transfer of heat generated by the silicon chip of the device. A 
number of individual components and their metaliurgical 
interfaces determine the thermal resistance of the device 
depending on the following parameters: 
1. Material thermal resistance. 
2. Material temperature. 
3. Thickness of material parallel to the direction of 
thermal flow. 
4. Area of material normal to the direction of thermal 
flow. 
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5. Amount of voids in interconnecting layers (sclder). 
6. Quality of interconnecting layers (solder,. 
7. Thermal flow (spreading) normal to the direction of 
major thermal flow. 
In addition, the thermal performance of a package mounted to 
an external heat sink will depend on an intimate contact between 
the heat sink and the heat dissipating surface of the package. 
Heat is conducted from the package across a single surface, 
the external surface of the bottom plate. It is surfaced and 
polished to remove any variation in flatness. 
Internally, thermal resistance is reduced by using a 
beryllium oxide insulating substrate. Beryllia was chosen for 
mechanical strength, dielectric strength and its exceptionally 
low thermal resistance. 
To reduce further thermal resistance and meet the R O j C  
requirements of .2'C/W, the silicon device area is maximized, 
while the package size is minimized. 
Thermal conductivity ( K )  is not a constant and does vary 
with temperature. To simplify calculations it is assumed to be 
constant. An average value is used for a temperature range from 
-65'C to 150'C. Plating, coatings and metallizations have been 
omitted from the calculations. Their thickness dimension is 
small, .0005 inches maximum and is included in the overall 
dimension of the component part to which they are applied. The 
magnitude of their thermal resistance is small enough to be 
disregarded. 
Based on experience, it is assumed that all solder and braze 
joints contain 20% voids in the form of relatively small bubbles 
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evenly distributed throughout the joint. Al l  heat is assumed to 
originate at the device junction located at the top of the device 
and is evenly distributed over the device area. 
Junction temperature is determined by the total power 
dissipation in the device PT,  the ambient or case temperature TC, 
and the thermal resistance ReJC from junction to case. 
The basic equation for the conduction of thermal energy is: 
where Q = heat flow/unit of time 
K = thermal conductivity constant, Wicm, ' C  
A = area of thermal path, cm 2 
L = length of thermal path, cm 
T1 = temperature of heat source, 'C 
T2 = temperature of heat sink, ' C  
. 
rewritten Q = T1-T2 = TI-T2 
L / K A  ReJC 
L and RejC = -  
K A  
It is assumed that geometries are circular and spreading 
occurs at a 45' angle. The equation then becomes: 
- L 
ReJCcircle - 
K n ( r 2  + rL) 161 
where r = radius of the circle 
Thermal resistance calculated values for each assembly 
component of the package are shown in the following table. A I  1 
components are assumed to be circular and are listed in the 
sequence of the thermal conductive path. 
I Package Assembly Component Thermal Resistance 
R B  in 'C/W 
Solder Interface 0.0066 
Molybdenum Plate 0.0064 
Silver-Copper Braze Interface 0.0005 
Copper Conductor Plate 0.0067 
Silver-Copper Braze Interface 0.0004 
Be0 Ceramic 0.0081 
1 Ceramic Plate Subassembly 50-0266-1 
F o u r  component parts are brazed together using a 72% silver, 
28% copper alloy commonly referred to as BT material, melting at 
7ao.c. 
The four component parts are: 
1. Ceramic plate, 50-0251-1--a flat, circular ceramic 
substrate made of 99.5% beryllium oxide, metallized w i t h  a 
pattern on both sides with a co-fired molybdenum-manganese alloy 
followed by nickel plating. 
2. Conductor plate, 50-0252-1--a flat, crescent shaped 
OFHC copper. stamped, electrical conductor, nickel plated. 
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3. Conductor plate, 50-0252-2--a flat semi-hexagonal 
shaped OFHC copper, stamped electrical and thermal conductor, 
nickel plated. 
4. Moly, hexagon 50,0253-1--a flat .010 inch thick, 
hexagonal stamping, made of molybdenum with a layer of nickel 
cladding on both sides. 
Bottom Plate 50-0220 
An assembly of two component parts brazed together using a 
72% silver, 28% copper alloy (BT). The two component parts are: 
1. Weld Ring--an alloy ClOlO steel ring, nickel plated. 
L. Plate--a .125 thick flat semi-oval shaped stamping. It 
has a groove cut in it that fits the ring. It is made of OFHC 
copper. The finished assembly is nickel plated. 
m 
50-0225-1 and 50-225-2 
An assembly of five component parts brazed together using a 
72% silver, 28% copper alloy (BT). One component is used twice. 
The five different component parts are: 
1. Flange--a deep drawn, .015 inch thick, cylindrical 
shape, made of alloy ClOlO steel and nickel plated. 
2. Ceramic Insulator, glazed--a solid cylindrical shaped 
insulator made of 92% minimum aluminum oxide, with tour h o l e s  and 
coated with a thin layer of glass. It is 1.215 inches in 
diameter. 
3. Tube--a short section of .I25 inch diameter tubing made 
of OFHC copper. 
4. Base Terminal--a short section of tubing, . 1 1 0  inch 
diameter flattened and pierced at one end to form a male terminal 
that mates with a standard 110 female terminal. It is made or 
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OFHC copper. 
5. Emitter and Collector Stud Terminal--threaded, semi- 
cylindrical shaped, electrical conductors made of OFHC copper. 
The tread size is American Standard 10-32 UNF. 
The 50-0225-1 assembly contains all component parts and is 
used for the transistor package. The 50-0225-2 assembly does not 
contain the 110 base terminal and is used for the diode package. 
Transistor 60-0013, and Diode 60-0014 Chip 
Both devices are .010 inch thick, hexagonal silicon chips. 
metallization of both chips and front side of the diode is 
solderable nickel. For the transistor, the front side 
metallization is aluminum, for ultrasonic bonding of aluminum 
wires. 
Plastic C a p  50-0243-1 and 50-0243-2 
This is an injection molded solid, semi-cylindrical shaped 
insulator, 1.215 inches in diameter, with four holes. i t  has 
several ridges on the top surface that are electrical insulating 
barriers between the power terminals. The cap is made of  a 
liquid crystal polymer, Vectra A 1 3 0 ,  from Celanese Engineering 
Resins, Inc. The material is stable up to 2 0 O ' C .  It is 
reinforced with 30% glass fiber, has a heat deflection 
temperature of 2 2 9 ' C  at 264 PSI and has an Underwriters 
Laboratories flammability rating of UL-94 V - 0 .  The dielectric 
strength is 1100 volts/mil. A very low shrink rate of .001 
inch/inch allows molding of solid cross sections without warpage. 
This eliminates the need f o r  making the part hollow thereby 
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el iminat 
raised 
is used 
less ho 
ng air pockets. It has terminal identification of 
etters molded into the top surface. The 50-0243-1 part 
for the transistor package. The 50-0243-2 part has one 
e and a different ridge configuration. It is used f o r  
the diode package. 
Cable 50-0256-1 and 50-0256-2 
Three component parts are joined together by crimping and 
swaging. The three component parts are: 
1. Wiro--AWG 10 gage, stranded, OFHC copper wire. 
2 .  Terminal--a short length of OFHC copper tubing. 
3. Ferrule--a short length of a different size OFHC copper 
tubing. 
The ferrule is crimped to the wire by squeezing both 
together, maintaining a cylindrical shape, until both are a solid 
mass. The terminal is crimped to the wire by a similar method. 
It is then swaged into a flat "S" bend shape. 
A quantity of two of the 50-0256-1 cables are used in the 
transistor package. One each of the 50-0256-1 and 50-0256-2 are 
used in the diode package. 
Aluminum Wire 50-0269-7 
Twenty five mil diameter wire made of 99.99% pure aluminum 
is used only in the transistor package. 
Moly, Round 50-0254 
Circular stamping, ,020 inch thick, .625 inches in diameter, 
made of molybdenum with a layer of nickel cladding on both sides. 
It is used only in the diode package. 
Solder Preform. Round 50-0259-4 
Circular stamping, .002 inches thick, 1.150 inches in 
diameter. made of 95.5% lead, 2.5% silver and 2.0% tin alloy. 
Solder Preform, Hexagon 50-0258-1 
Hexagonal stamping, .002 inch thick, of same alloy as above. 
Solder Preform, RectanPle 50-0257-1 
Rectangular stamping, .002 inch thick, .lo0 inches x.250 
inches alloy same as above, used only in the transistor package. 
Solder Preform. Rectangle 50-0257-2 
Rectangular stamping, .005 inch thick, .lo0 inches x . 2 5 0  
inches and made of soft solder a1 loy as above. 
Solder Preform. Round 50-0259-1 
Circular stamping, .002 inch thick, .625 inches in diameter, 
made of same soft solder alloy as above. The preform is u s e d  
only in the diode package. 
Base Insulator 50-0244 
Rectangular ceramic insulator, .030 inch thick, ,250 inches 
x . 1 1 0  inches and made of 96% aluminum oxide, metallized on both 
sides w i t h  a secondary firing of a molybdenum-manganese alloy 
followed by nickel plating. It is used only in the transistor 
package to provide isolation and bonding pad for the base 
terminal. 
Base Pin 50-0245 
Four-slide formed pin w i t h  three 90' bends, made of OFHC 
copper wire, .032 inches in diameter. It is used only in the 
transistor package. 
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Coating. Dielectric, Polymer 
A dielectric coating applied by vacuum deposition, .OOl 
inches to .0015 inches thick. The material is Parylene N, a 
polymer, made by Union Carbide Corporation. It will withstand 
220'C in the absence of oxygen. The dielectric strength is 5000 
volts/mil of thickness. 
Encapsulating Compound 
A silicon rubber called Thermasil, type 1 ,  made b y  Transene 
Company. It is a fire-resistant, noncombustible. thermally 
conductive, dielectric, encapsulating compound. I t  will 
withstand temperatures up to 250'C. The dielectric strength is 
490 vol ts/mi 1 .  It is used only on the transistor p a c k a g e .  
Adhesive. Structura 1 
Speedbonder 325, made by Loctite Corporation, is a strong 
activator cured adhesive that is solvent resistant. T h e  
dielectric strength is 752 volts/mil of thickness. It c a n  
withstand temperatures up to 209'C. 
Coat ina. Die 1 ect r i c, Junction 
A dielectric coating, v - 1 7 6  made by Visilox Systems, Inc., 
is a one part siloxane polymer dispersion, developed for 
appl ication on semiconductor devices. It wi I I withstand 
temperatures up to 2OO'C. The dielectric strength is 2700 
volts/mil of thickness. The dissipation factor is .003 at 
1000Hz. It is used only on the diode package. 
Hardware 
Standard size 10, 300 series stainless steel hardware, two 
each: plain nut, flat washer and split lock washer. It is 
corrosion resistant and there is no plating to chip or flake oft. 
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Terminal, Rinq Tongue 
A standard ring tongue terminal made by AMP Incorporated, 
part number 35273. It is a copper, crimp type with vinyl 
insulation and tin plating. It accepts wire sizes o t  AWG 12 o r  
10 stranded and will withstand temperatures up to 105°C. 
Terminal. Insulated 
A standard receptacle made by A M P ,  Incorporated, part number 
2-520084-2. It is a tin plated, copper alloy, crimp type, . 1 1 U  
size, fully insulated FASTON terminal. part no. 2 - 5 2 0 0 b l - 2 .  I t .  
accepts wire sizes of AWG 22 to 18, stranded and its nyion 
insulation will withstand temperatures up to 1 0 5 ° C .  It is uses 
only on the transistor package. 
5.1.5 Environmental 
A l l  external metal portions of the package are nickel plated 
with Fidelity 4875. This is a high-phosphorus, elsctrolcss 
nickel plating, 150 to 200 microinches thick. 
External metal portions are the copper electrical terminals. 
steel cap flange and copper bottom plate. This is necessary to 
prevent oxidation or corrosion of these areas. Oxidation of cne 
terminals would increase electrical contact resistance. 
Corrosion on the surface of the bottom plate would reduca thermal 
conductivity. 
High phosphorus electroless nickel plating provides a l l  of 
the qualities necessary for protection from a Space Station 
environment. during ground handling, through launch and during 
long term orbit operation. It insures reliable electrical and 
thermal interfaces. The external surface of the ceramic 
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insulator is glazed. This is a glass coating used to prcltcct the 
aluminum oxide ceramic from contamination such as metai smears 
and oils. Any contamination on the surface of the glaze is 
easily removed by normal cleaning methods and its smooth 
nonporous surface resists metal smears. 
5.1.6 Reliability 
Thermal fatigue occurs during the normal course of the 
operation of the device as i t  is cycled over a wide range o f  
temperatures. It is generated by the mechanical stresses csl~sed 
bv the differences in thermal expansion of the components used in 
the device assembly. This can be a result of a temperature 
differential between the adjacent component parts or the 
difference in their coefficient of thermal expansion or both. 
Fatigue is normally experienced as cracks or separations within 
the component parts or the interfaces joining them. . Often it 
appears in the silicon device and joints. 
The large ceramic substrate is solder mounted to the bottom 
plate f o r  a different reason. A large mismatch in the 
coefficient of thermal expansion, a significant temperature 
differential and large size cause a large difference in thermal 
expansion. Cracking the relatively tough component parts is not 
the main concern. Solder is used to absorb stresses thereby 
preventing severe warping of both bottom plate and ceramic 
substrate. 
A molybdenum plate is used between the silicon device and 
copper conductor plate carrying the device current. Molybdenum 
has a coefficient of thermal expansion close to silicon, reducing 
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stress to a minimum. 
The temperature differential between bottom plate and 
ceramic substrate is reduced by using beryllium oxide rather than 
the more commonly used aluminum oxide. Thermal conductivity ot 
Be0 (2.20 W/CM*C) is closer to copper (3.91 W/CM'C) so there is a 
reduction in thermal stress. 
Large flexible, strandea ana braided, c = ~ ~ e r  cah!ss connect 
the external terminals with the internal conductor plates. In 
the case of the diode package, one cable is attached to a 
molybdenum disc, soldered directly to the diode. The cables 
absorb minor assembly misalignments and package thernal 
expansion and prevent transmission of stress to devices and 
solder joints. A bend in the internal base pin achieves the same 
objective. 
Aluminum wires connecting transistor emitter and base 
contacts to the internal package conductors are looped f o r  
flexibility, providing the means to absorb package thermal 
expansion and relieving stress on the ultrasonic bonds at each 
end of the wires. 
Internal conductors are crimped and welded to external 
terminals. Resistance welding is a significant improvement over 
crimping only. Reliability and consistency of the contact is 
improved while lowering electrical resistance and the heat 
generated thereby. 
Package conductors are as large as possible considering all 
aspects of the package requirements. They are made of the 
highest electrically conductive material consistent w i t h  overall 
goals. Reliability degrading heat generated due to electricai 
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resistance is minimized. 
Ceramic plate subassembly component parts are joined b y  
brazing w i t h  a silver-copper alloy. The strength of the 
components are able to withstand thermal induced stresses. 
Reliability is enhanced by the strength of the brazing alloy and 
its superior thermal conductivity. 
Solder joints will eventually fail from thermal fatigue, 
probably before any of the component parts. Solder joints are a 
critical element in package reliability. Several measures were 
taken in the design and assembly of the package to insure h i g h l y  
reliable solder joints. 
High purity solder alloy preforms (99.99% pure) are used 
exclusively for all solder joints. Extreme care is taken during 
assembly to prevent contamination from entering the solder 
joints. N o  flux is used. Impurities and contamination in t h e  
solder would result in dislocation pileup, thereby accelerating 
failure. 
Appropriate precautions are taken to prevent oxidation of 
the solder preforms. Packages remain sealed until ready for use 
and parts are stored in a dry nitrogen desiccator. Oxidation 
contributes toward solder joint voids which create hot spots and 
act as crack nucleation sites thereby accelerating thermal s h o c k  
failure. 
Through the use of solder preforms the volume of solder is 
control led. Voids are reduced and unwanted over flow is 
minimized. 
A lead-silver-tin solder alloy is used (304'C liquidus) to 
insure melting temperatures well above 2 0 0 ' C .  This is a 
relatively strong solder having a mechanical strength which lies 
between that of the hard and soft solders, thereby avoiding 
damage to component parts (especially the silicon device) while 
resisting thermal fatigue between silicon and substrate. 
5.2 Alternative Design Approaches 
This contract presented the opportunity to investigate 
several new materials and processes for power semiconductor 
device fabrication. Listed in this section are several 
approaches investigated prior to the selection of the final 
design for the Space Station power semiconductor packaging. 
Bottom Plate 
There are three basic bottom plate approaches. The first is 
a hermetically brazed assembly consisting of a flat ceramic disc 
surrounded by a flat nickel-iron frame. Mounting holes pass 
through extensions on the frame. Internal component parts can be 
stacked on the ceramic disc. There is a weld projection on the 
frame for cap attachment. The ceramic disc can be either 
metallized w i t h  fired molybdenum-manganese alloy or layered w i t h  
copper foil by the directly bonded copper (DBC) method. 
Second is a hermetically brazed assembly consisting of a 
flat ceramic substrate and a flat nickel-iron frame both having 
identical external shapes, Mounting holes pass through both 
parts. There is a weld projection on the frame for cap 
attachment. In the center of the frame is a large circular 
cutout so internal component parts can be stacked on the ceramic 
substrate. which can be either metallized with fired molybdenum- 
manganese or layered w i t h  copper foil by the DBC method. 
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I In both designs the intent is to eliminate the thick copper I 
heat sink normally present in order to reduce thermal resistance. 
The ceramic would directly contact an external heat sink for heat 
transfer. I f  the DBC substrate is used, a molybdenum under the I 
silicon device may not be needed, thereby further reducing 
thermal resistance. Neither design was used because of concerns 
for reliability and hermeticity. Hermetic sealing appeared 
difficult and there existed the probability of a cracked ceramic 
from use or rough handling. 
The third approach consists of a flat pure copper stamped 
There plate with a steel weld projection hermetically brazed. 
are mounting holes at each end and internal components are 
stacked on the plate. 
Internal Connectors 
Three forms have been considered for the conductors 
connecting external terminals to internal components. An early 
design consisted of a copper cable split into a "y" shape with 
terminals swaged on each end. The design allowed too much 
flexibility for fixturing and was too complicated to make. 
N e x t  was a flat copper stamping, bent at 90'. with a 
cylindrical copper shaft attached by swaging. After soldering in 
place and wire bonding an additional 90' bend was applied 
bringing the shaft into position to mate with the cap. The 
bend was necessary since the shaft in its final position 
obstructed wire bonding operations. Because it was too rigid and 
the bend difficult to make accurately this design was dropped in 
favor of the third, a simplified copper cable used in the final 
design. 
InternalIExternal Terminal Contacts 
Two methods considered but not used are soldering and 
crimping. Soldering would consist of remelting a solder deposit 
within the joint between internal cable and external terminal, a 
preform could be placed inside the terminal prior to assembly or 
the cable end solder plated. Soidering was ieject=d ir: f s v c ~ '  sf 
welding. Difficulties anticipated were as follows: Heating and 
melting the solder m i g h t  disturb previous solder joints, 
maintaining a forming gas atmosphere at the joint, inspecting the 
joint and avoiding contamination to internal parts. Crimping 
involves squeezing the external terminal inward to contact the 
internal cable forming a mechanical/electrical contact. Voids in 
the contact area have been observed with crimp contacts, 
resulting in high contact resistance. 
Internal Contacts 
Initial designs called for an assembly stack brazed w i t h  
780'C silver-copper and consisting of a copper bottom plate, 
ceramic substrate, copper conductor plates and molybdenum plate. 
After encountering severe warpage the same assembly was made 
using a 640'C silver-copper-phosphorus alloy w i t h  similar 
warpage. Next an all soft solder assembly was considered, out 
not tried. It was felt that as many component parts as possible 
should be brazed together. A brazed subassembly was used. 
Ceramic Plate 
In the final design it is possible to substitute two 
variations that were considered. These were aluminum nitride as 
a substitute for alumina and direct bonded copper. 
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Aluminum nitride is in the development process. It appears 
to be a good compromise between the high cost of beryllia and the 
poor thermal conductivity o f  alumina. Thermal conductivity of 
aluminum nitride is as high as 2.00 watts per centimeter per ' C  
and the coefficient of thermal expansion is 4.6~10 meter per 
meter per .C, with a dielectric strength and resistivity similar 
to beryllia and alumina. C61 There are two significant 
differences. The thermal conductivity o f .  beryllia drops rapidly 
between 1OO'C and 300'C. At about 1OO'C to 2OO'C the thermal 
conductivity of aluminum nitride equals that of beryllia. The 
low coefficient of thermal expansion will increase thermal 
expansion mismatch with other components in the package. 
-6 
Ceramic with copper sheet directly bonded on both sides is 
available. Bonding a .032 inches thick copper layer on both 
sides is state of the art. Copper coefficient of thermal 
expansion is reduced by an intrinsic bond with the ceramic. A 
molybdenum plate would be needed under the silicon device. 
Thermal expansion mismatch from the molybdenum plate to the 
directly bonded copper would be reduced. Test data taken from 
P.T.C. high power modules constructed with both convencional 
metallized ceramic and direct bond copper ceramic, indicates a 
slightly lower RQJC with the conventional ceramic construction. 
Cap 
1. Zirconium copper CDA 150, chrome copper CDA182 and iron- 
nickel alloy 42 were considered f o r  the external terminals. 
2. Dielectric insulator: 
A .  Aluminum oxide was to be used i f  plastic proved 
unacceptable. Plastic has the preferred characteristics of 
I 1 lightweight and ease of manufacturing. 
, B. Valox 420-SEO, General Electric C o . ,  is a 
thermoplastic polyester, 30% glass fiber filled. The heat 
deflection temperature @264 PSI is 204'C. It is affected by 
alkalies. Mold shrink rate is high and this material tends to 
warp. 
C. Ryton R-7, Phillips 66 Co., is a polyphenylene 
sulfide, glass and mineral filled. The heat deflection 
temperature 8264 PSI is 260'C. It is affected by ethers and 
amines and may outgas in a vacuum. It is difficult to mold and 
has moderate mold shrink rate. 
D. Rynite FR-530, DuPont and Co., is a thermoplastic 
polyester, 30% glass fiber filled. The heat deflection 
temperature @264 PSI is 224'C. It is affected by alkalies and 
some polar solvents. Mold shrink rate is high. 
E. Ultem 2300, General Electric Co., is a 
polyetherimide, 30% glass fiber filled. The heat deflection 
temperature @264 PSI is 210'C. I t  is affected by trichloroethane 
and phenol. Mold shrink rate is moderate. 
Solder Preforms 
Solder alloy selection is an important part of packaging 
design. Listed below are those alloys studied but not used in 
the final design: 
50% Pb, 50% Sn 
50% Pb, 50% In 
95% Pb, 5.0% Sn 
92.5% Pb, 5.0% In, 2.5%Ag 
9 2 . 5 %  Pb, 5.0% Sn, 2.5%Ag 
A new p r o c e s s  for manufacturing solder has been developed by 
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Allied Corporation with the trade name of Metglas. Although 
information was received too late f o r  implementation, Metglas 
materials show promise. Metglas solder alloys are produced by 
Rapid Solidification (R/S). As a result, according to Allied, 
solder joints exhibit a fine grained homogenous microstructure. 
The uniform microstructure eliminates crack nucleation sites and 
defers crack propagation, thereby improving both the shear 
strength and resistance to thermal fatigue failure. Metglas 
solders achieve complete liquidity faster than conventionai 
alloys. Since the foil is cast rather than rolled (conventional 
method), there are less surface oxides and other impurities are 
not rolled in, resulting in reduced joint voids and improved 
wetting. These high purity solders are available in most of the 
commonly used alloys. Of particular interest for this package is 
alloy M S F A - 1 0 3 ,  92.5 Pb, 5.0% In, 2.5 Ag, Liquidus 310'C, solidus 
300'C. A high lead content allows plastic deformation. The 
addition of silver improves thermal conductivity while indium 
improves wetting, contributes to plasticity and resistance to 
thermal fatigue. The Metglas solder will be used on all future 
programs at P.T.C., utilizing the Space Station semiconductor 
power package. 
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6.0 ASSEMBLY PROCESS I NG A N D  EVALUA'T I O NS 
6.1 Process 
The assembly of the piece parts, as described, is a process 
that utilized the same processing steps f o r  the diode a n d  
transistor. 
6.1.1 Diode 
Assembly process steps are outlinea in t h e  flrW 
Figure 13. 
6. 1.2. Transistor 
Assembly f o r  the transistor is outlined in the flow 
Figure 14. 
6.2 Equipment 
6.2.1 Diode 
Controlled atmosphere conveyer furnace 
Watkins-Johnson Co.--Model number 8CS-96(51 
Inspection Microscope 
Ultrasonic Vapor Degrcaser 
Delta Sonics--Model DS1012R 
Automatic Dispensing System 
EFD Corp.--Model No. 1000 DF/DG 
Vacuum Bake Oven 
Blue M Co.--Model POM-18VC-2 
Semiconductor test system (in-process test) 
Lorlin Impact I 1  
Resistance Cap Welding System 
Polaris Electronics Corp.--Model 5100 AC, 1 2 5 K V A  
Crimp Welding System 
Unitek Co. --Phasemaster 1 ,  Model PMI 
Bubble Testers 
Trio-Tech--Model G-203 
Rotary Disk Polisher 
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6.2.2 Transistor 
Controlled atmosphere conveyer furnace 
Watkins-Johnson Co.--Model number 8CS-96(S) 
Inspection Microscope 
Orthodyne Wirebonder 
Model 20 
Bond Pull Tester (0 to 2000 gms) 
Hybrid Machine Products--Model M2305 
Ultrasonic Vapor Degreaser 
Delta Sonics--Model #DS1012R 
Automatic Dispensing System 
EFD Corp.--Model No. 1000 DF/DG 
Vacuum Bake Oven 
Blue M Co.--Model POM-18VC-2 
Semiconductor test system (in process test) 
Lorlin Impact I 1  
Resistance Cap Welding System 
Polaris Electronics Corp.--Model 5100 A C ,  1 2 5 K V A  
Crimp Welding System 
Unitek Co.--Phasemaster I, Model PMI 
Bubble Testers 
Trio-Tech--Model G-203 
Rotary Disk Polisher 
6.3 Tooling; 
6.3.1 Furnace Soldering Fixture 
All soldering for both the diode and the transistor package 
is accomplished with the aid of a solder reflow fixture. One 
fixture design is used for both devices. It holds the component 
parts in place while the solder melts during a furnace pass and 
continues to hold the parts while the solder solidifies. 
One fixture is used f o r  each assembly. A single fixture 
consists of an assembly, one each of the following pieces: 
Weight Plate 
Locator Plate 
Spacer 
Weight 
Weight 
Spring Pin 
50-0260 
50-0261-1 
50-0262 
50-0263-2 
50-0264 
0 3132x.50, S / S  
Assembly begins w i t h  a furnace boat, 50-0265. This is a 
four position carrier tray used to hold the piece parts and 
f i x t u r e  i jar t s  rnntjnninnt Y Y . . . _ . . _ _ . . _  pnsition for easy assembly. It 
then serves to carry assemblies through the belt furnace, in a 
group of 4 assemblies, that is both compatible w i t h  the furnace 
capacity and efficient from a production standpoint. 
The package piece parts and the fixture piece parts ara 
assembled in a fixed order. Al l  solder joints are individually 
weighted so that the weighting is both independent and 
appropriate to the size of the joint. 
The fixture, furnace boat and package were designed f o r  
easy, efficient production. All soldering is accomplished w i t h  
one pass through the belt furnace. Piece parts are properly 
located so they f i t  together w i t h  mating parts in later assembly 
operations, without additional bending or fitting. This system 
is easily, expandable for larger assembly runs. A i l  excess 
material has been removed, where practical, to minimize the mass 
of the fixture and furnace boat. 
The component parts of the fixtures are made of A 
stainless steel. The choice of material is as important 
functioning of the fixture as its design. Areas of the 
SI 410 
to the 
fixture 
come in contact with molten solder while in the furnace and must 
resist becoming soldered to the assembly. Type 410 stainless 
steel, containing about 12% chromium was chosen because it is 
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difficult to solder. It develops an oxide coat after heating and i 
I 
Its life I exposure to air, further reducing its solderability. 
expectancy is long. The industry standard material for furnace 
fixtures has been graphite. Unlike graphite, stainless steel 
does not crack, chip, break or shed. It can be repaired or 
modified more easily than graphite because material can be added 
by we1 ding. It is easy to clean and keep clean since it is 
nonporous and does not absorb oil from the hands or moisture from 
the air. 
In an annealed condition, type 410 stainless steel is 
mechanically stable. There has been no warping, twisting or 
bending observed after repeated temperature cycling through the 
furnace at peak temperatures of 400'C. It has the lowest 
coefficient of expansion of all the other stainless steels 
considered. 
The wire Electronic Discharge Machine (EDM) and ram EDM 
processes were used to make critical portions of the fixture. 
Remaining parts were made by conventional machining. The fixture 
was designed to take advantage of the computer controlled EDM 
process. Key features are: 
1. Repeatability. Any number of identical pieces can be 
produced any time. Reorders are guaranteed to be identical. 
2. Stackability. Work pieces can be stacked and wire 
cut at one time lowering costs. 
3. Machinability. The process can cut difficult to 
machine materials or hardened tool steel easily and economically. 
4. Burrs. The process makes a clean burr free cut. 
5. Accuracy. Excellent precision is easily achieved. 
6. Intricate Shapes. Fine, small, intricate shapes can 
be made that are not possible or practical w i t h  conventional 
machining. 
7. No S t r e s s .  Stresses are not introduced into the work 
piece and as a result there is no bending or warpage. 
--..: -.---.A -.-A iii e y u u y i i i c i i c  a i i u  # I L L  8. Coot. w I ~ r i  i m p r o v e i i ~ r n t ~  
electronics, cutting speeds have increased thereby lowering piece 
part cost. 
6.3.2 Cap Welding Electrode 
Polaris Electronics Corporation working w i t h  P.T.C. designed 
and fabricated a set of tooling used to resistance weld the cap 
and bottom Plate. The tooling consists of copper alloy, 
cylindrical upper and lower electrodes that were designed for a 
125 K V A  Polaris resistance welder. Both electrodes are easily 
removed for service. Plastic locator pins are incorporated into 
the lower electrode retaining ring, for automatic alignment of 
the cap and the bottom plate. 
6.4 Assembly Problems and Solutions 
6.4.1 Bottom Plate 
The bottom plate consists of a copper plate w i t h  a weld ring 
brazed to it. 
Some bottom plates were received w i t h  different types of 
weld rings and some of the weld ring cavities were not completely 
filled with solder braze, which produced voids under the weld 
ring resulting in leaks at capping. 
The plates, as received f r o m  the vendor, were not flat. A 
dish shaped cavity was located in the center of the bottom plate. 
This cavity severely affected the thermal resistance. It was 
required to surface all of the transistor and diode bottom plates 
creating a problem of nonuniform plating and mounting areas. 
Surface profile variations are shown in Figure 15. 
The bottom plates were plated with h i g h  phosphorous, 
I 
electroless nickel. 
6.4.2 Ceramics 
Both alumina and beryllia ceramics were used in this 
program. The alumina substrates were used to establish the 
process. Once processes'were established, the beryllia (BeO) was 
used to assemble the engineering models. 
The alumina ceramics were received with metal bridging along 
the edges. This necessitated sanding the sides of the ceramic to 
remove the metal bridges. This problem was created during the 
laser scribing operation done by the vendor. The Be0 ceramics 
were not laser scribed and d i d  not exhibit this problem. 
Problems were encountered in trying to achieve a void free 
solder bond between the ceramic and the copper bottom plate. Gold 
plating of the ceramics resulted in poor solderability to the 
copper plate. The plating on the top did not present any problems 
in solder bonding the chip to the ceramic assembly. Some 
ceramics were sent to NASA Lewis for recleaning, using an atomic 
oxygen cleaning process. A l s o ,  an asher plasma cleaning process 
was used. There was no improvement using these cleaning 
BRAZE AREA .... 
NON BRAZED 
SOLDER BONDING 
AREA 
Figure 15, B o t t o m  P l a t e  Surface Profile 
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technologies. Because of the continuing problems w i t h  the back  
metallization on the ceramics, samples were sent for Scanning 
Auger Microanalysis (SAM). Several samples were analyzed and the 
results indicated traces of tungsten on the nickel surface to a 
depth greater than 100 A .  The Auger analysis d i d  not show any 
traces of tungsten prior to the brazing process. (Figure 16, a 
and b )  To correct this problem it was necessary to remove or 
cover the tungsten. The final plating process for the ceramics 
was as follows: 150 microinch copper, 100 microinch nickel, 5 
microinch gold strike (Au & Ni), 5 microinch pure gold. 
~ 
Prior to assembly the gold plated ceramics were cleaned in a 
solution of 10% acetic acid and DI water. This process produced 
void free solder joints. 
During the in-process test of thermal resistance t R B J C )  the 
initial transistors tested, read approximately 0.2'C/W up to 40 
or 50 watts. Above 50 watts the ReJC would increase to levels as 
high as 1 . 5 " C / W  or higher. Some units would go into a forward 
bias secondary breakdown mode. When testing these same units on 
the Forward Bias Safe Operating Area Tester (FBSOA), they would 
pass at t O V / 5 O A  (500 watts). Some units passed at 1 0 V / 6 0 A  (600 
watts). It was determined that voids between the ceramic 
interface and the copper metallira-tion were causing the thermal 
resistance prob I em. The ceramics were then sent f o r  
radiographic inspection (x-ray), to check for voids between the 
ceramic-copper interface. Three groups were x-rayed. 
Group # 1  A1203 100 ea = 100% failed w i t h  voids >25% 
Group #2 Be0 100 ea = 70% failed with voids >20% 
Group #3 Be0 321 ea = 51% failed with voids i 2 0 %  
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Figure l b a ,  Scanning Auger Microanalysis of 
Ceramic Metallization 
Prior to Braze 
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Figure 16b, Scanning Auger Microanalysis of 
Ceramic Metallization 
Post Braze 
. 
The 164 Be0 ceramics in group # 3  that passed were used f o r  
the final assembly of both the transistor and the diode 
engineering models. 
Figure 17 shows large circular voids were present under both 
the copper heat sinks and also under the hexagonal molybdenum 
pads on top of the copper. The vendor who brazed the copper to 
ceramfc ..-e w - 4  m n n t a ~ t e r l  _-.._ _ _ _ _ _  t n  determine the cause of the voids. Their 
response was that they had used round washer shaped braze 
preforms, where a disc shaped preform should have been used. 
These washer shaped preforms created the voids under both the 
molybdenum and the copper resulting in the marginal thermal 
I resistance. 
6.4.3 Cab I es 
The first attempts of soldering the braided copper cables to 
their respective bonding pads d i d  not work. The problem was the 
i 
solder which should have remained at the bottom of the cable to 
provide the proper fillet, was wicked (sucked) into the center 
of the sleeve and climbed up the inside of the cables. Two 
corrective measures were taken simultaneously: 
1. All the remaining cables were returned to the 
manufacturer for recrimping of the bottom sleeve. 
2. All the recrimped cables were sent out for plating, 
first with nickel followed by a flash of gold. This corrected 
the wicking problem and produced fillets which are well 
feathered, continuous and smooth. 
6.4.4 Wire B o n d i n g  
Electrical contacts to the active areas of the transistor 
consist of 25 mil aluminum wire ultrasonically bonded to the base 
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Figure 17, Ceramic-Copper Interface Inspection by X-Ray 
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and emitter bonding pads. Only minor problems were encountered 
with excessive solder reflow on the emitter bus. 
6.4.5 C a p  We 1 d i n g  
Some of the transistor caps had obstructions blocking the 
tubular portion of the base terminal. Because of this blockage, 
the cap would not seat properly without deforming the base pin. 
Correction for tnis prabieiii *as to us= a gc/nn-go gage and test 
all of the tubes, discarding the blocked ones. 
At capping, some of the caps had a misalignment of the 
ceramic and the steel welding flange which made them unusable, 
because they would not seat properly in the cap weldcr 
electrodes. A l l  the caps were tested in a golno-go fixture and 
separated prior to capping. After welding and tube sealing, the 
c a p s  Were tested for gross leakage. 
6.4.6 Cr imp We 1 di nc 
A Unitek, Phasemaster I ,  Model PMI, was used to crimp weld 
the collector, emitter and base on the transistor and a cathode 
and anode on the diode. No major problems were experienced once 
the processing cycles were established. 
6.4.7 Post Cap Interior Coatinq 
The Parylene passivation was performed by Nova Tran C o r p .  
When the units were received from Nova Tran the filler tube had a 
coating of Parylene on the inside. It was necessary to remove 
this coating prior to sealing the tube. 
The initial attempts at crimp welding the tubes resulted i n  
approximately 50% g r o s s  leak test failures. To improve the weld, 
the crimp area was moved up to ,025" from the end of the tube. 
Crimping in this area would smash and melt all the copper at the 
6 5  
I 
end of the tube, producing a tight seal. 
6.4.8 Bottom Plate Surfacinq 
The weld ring brazing process leaves a concave area, located 
i in the center of the bottom of the plate. To correct this, 
surfacing on a rotary grinder/polisher was performed. ~ 
~ 
6.4.9 Finish Plating 
After surfacing, the units are final plated with 100 
microinches copper per MIL-C-14550, class 0 and 150 microinches 
Electroless Nickel per MIL-C-26074B. 
6.4.10 Plastic C a p  
Filling the cavities which surround the copper terminals was 
more of a problem than anticipated. Only after several pottirig 
material evaluations, a satisfactory material and application 
technique was selected. 
The cap is installed by first using a high temperature 
(-54'C to 177.C). high impact strength (2.1 J/cm ) adhesive which 
2 
gives maximum reliability under severe environmental conditions. 
The void is completely filled with the high temperature silicone 
rubber which was used to form the gasket. The silicone rubber 
used is solventless, forms a flexible heat-resistant seal which 
will withstand temperatures in excess of 275'C and electrical 
properties are not sacrificed at the high operating temperatures. 
Dielectric strength is 490 volts/mil. This potting compound will 
expand during the curing cycle but the excess can be trimmed. 
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7.0 ELECTRICAL TESTING 
All electrical testing, f r o m  chip evaluation to final 
characteristic testing, is performed on equipment available in 
P.T.C.'s electrical test facility. The equipment calibration is 
maintained as defined in P.T.C. Q.A. Procedure, Document Number 
QRS-2003, Rev. A, that defines the control of ail P.T.C.'s 
measurement ana t e s t  rqiiipiiient as required by MIL-STD-45662. 
7.1 Chip Testing 
Due to the large size of the chips and' the necessity of 
staggering them on the wafer, it is not possible to automatically 
probe the wafers. Therefore, it is necessary for us to probe each 
chip by hand. To do this we had a dice probing fixture made by 
Martronic Engineering. Simi Valley, Calif. Each chip is placed 
into the dice cavity using a vacuum pickup tool, and the cover 
containing the spring loaded probing needles is lowered on to the 
top of the chip. The test fixture can be plugged into a 
Tektronix curve tracer or into an automatic tester. No guard band 
is added to the chip parameters because assembled chips 
improve in all of the characteristics. 
7.1.1 Diodes 
The diodes in chip form are tested for the following 
parameters prior to assembly: 
1. 1R Reverse Leakage Current @ VR=lOOOV < . 2 0 0 m A  
2. VF Forward Voltage @ 1 ~ = 5 0 A  <1.5V 
3. t r r  Reverse Recovery Time @ I F ; = ~ O A  <500nS 
4. The average test values for the last eleven lots are: 
A .  V R  = 1068V 
B. VF = 1.48V 
C. t r r  = 416nS 
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7.1.2 Transistor 
The transistors in chip form are tested to the following 
parameters: 
1. VCBO Collector-Base Voltage @ IC=.300mA >600V 
2. VCEO(sus) Collector-Emitter Sustaining Voltage 
13 IC=200mA, Ig'O, . 3 0 0 m s  pulse >500V 
3. ICCrated) Gain Rated Collector Current 
@ Ig=4.16A VCE=2.5 >5QA 
4. The average test values for the last 13 lots are: 
713v VC:BO 
vCEo(SuS) = 492V 
- 58A 
- 
- 
IC 
7.2 'Assembly In-Process Testing 
After the assembled units are cleaned and coated w i t h  ?he 
respective passivation coatings, and prior to pre-cap v i s u a i  
inspection, they are electrically tested to eliminate the poor 
subperformance units. This test is performed on the Lorlin impact 
I 1  automatic tester, which has the capability of testing u p  to 
lOOA and 2OOOV. At  this stage of the assembly all tests w e r e  
performed to specified parameters and at room temperature. A l l  
tests are datalogged for comparison with the finished tested 
i-ln i t s . 
7 . 3  Final Characteristic Tests 
7.3.1 Diode 
1. DC Blocking Voltage (VR) 
@0.050mA at 25'C 
and 5 m A  at 100°C 
L .  3 Peak nonrepetitive reverse voltage ( V R S M )  is specified 
at 1OO'C. Typical blocking voltage and peak reverse voltage 
values are plotted as a function of reverse current and 
temperature. (Figure 1 8  and Figure 23) The Tektronix Curve 
Tracer, Model 370 is used to plot a typical DC Blocking Voltage 
characteristic at 25'C as plotted on an Epson H I - 8 0 .  (Figure 19) 
3. Average Forward Current @lOO'C (IF). The average 
current was measured on the Tektronix Curve Tracer, Model 576 and 
the data is presented in Figure 20, as a function of the forward 
voltage (VF). 
4 .  Nonrepetitive Peak Surge Current (IFsM).@ 1/2 cycle. 
60Hz. resistive load. 600A min. Measurements are made on tne 
Martronic Surge Current Tester, Model 30. Figure 21 shows the 
typical wave forms of two devices under test. For surge current 
at specified conditions f o r  the proposed 125A rated device, the 
surge current rating is increased to 2100A min. 
5. Forward Voltage @ 50 ampere (VF). The data was taken 
on a Tektronix Curve Tracer, Model 576 with a high curre!it 
adapter Model 176. The data is shown in Figure 20 and Figure 2 3 .  
6. Reverse Recovery Time and Peak Reverse Recovery Current 
{tpr) and ( 1 ~ ~ ) , @ 1 ~ = 5 0 A , d i / d t = 2 5 A / u s  T~=100'C. Both tests were 
performed on a Martronic Reverse Recovery Time Tester using t h e  
J E D E C  circuit. Figure 22 shows the trr wave forms at 25°C. 
Figure 23 lists the trr at 1OO'C for all engineering models 
delivered. 
7. Interterminal Capacitance. anode to cathode 
V ~ = 3 5 0 V ,  f=O.lM H z  (Figure 34) 
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7 . 3 . 2  Transistor 
1. Collector-Emitter Sustaining Voltage (VcEo(sus)) 
Ca Ic=200mA, Ig=O, 300 us pulse 
Martronic Sustaining Voltage Tester Model, 11  was 
used to measure the sustaining voltage. (Figure 24 and Figure 2 5 ,  
2. Collector-Base Voltage (VCBO 
@ Ic=300mA 
A Tektronix, Model 370 was used to test the collector-base 
voltage. (Figure 24 and Figure 26) 
The tests were performed on the Mastech, Model 216 CUM 
Automatic Tester. The data is presented in Figure 27 and 24. 
Mastech. Model 216 was used to measure gain rated collector 
current, I~(rated), Figure 24. 
5. Continuous Collector Current (I~(cont.)) 
Test performed on Forward Bias Safe Operating Tester. 
Martronic. Model 29. Conditions were 10 volts VCE and s b a s e  
drive of 5.0 amperes. 
6. Peak Collector Current, Pulsed ( I ~ ( p e a k ) )  
The peak collector current was tested on the High Current 
Surge Tester, Martronic, Model #30. Parameters were 200 volts 
VCE. with a base drive of 1 0  amperes. 
7. DC Current Gain (hFE) 
@ Ic=50A. vCE=2.5V (Pulsed with duty cycle (2%) 
The DC current gain was measured on a Tektronix, Model 576 
with high current adapter, Model 176, and the Mastech Automatic 
Tester. The data is present in a gain hold-up curve, Figure 27 
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and Figure 24. 
8. Base Current, continuous (Ig) 
Measured on the Tektronix 576 w i t h  a h i g h  current adapter, 
Model 176. 
9. Collector-Emitter Saturation Voltage ( V c ~ c s a t ) )  
@ Ic=50A, I ~=6.25A 
The Mastech Automatic Tester was used. The data is 
presented in Figure 24 and Figure 28. 
10. Base-Emitter Saturation Voltage ( V ~ ~ ( s a t ) )  
@ Ic=50A. I~=6.25A 
Measured in the same method as V ~ ~ ( s a t ) ,  the data is 
shown in Figure 24 and Figure 29. 
11. Switch Time. (ton, t d t s t  , t f )  
Vcc=300 Volts, I c = ~ O / A  f~l=Ig2=4.2A 
T h e  turn-on. rise, storage and fall times were measured on a 
Martronic Resistive Switch Time Tester. The storage ana iaii 
times are shown in Figures 24, 30, 31, 32,and 33. 
12. Input Impedance: approximately 18000 ohms measured on 
Tektronix, Model 576. 
13. Output Admittance: approximately 136 mhos measured on 
Tektronix, Model 576. 
14. Interterminal Capacitance, Collector to Base 
and C vs. VR, Figure 35. 
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Figure 18, Diode Blocking Voltage (VR) or Peak Inverse 
Voltage (PIV) vs. Reverse Leakage Current. 
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Figure 20, Diode Average Forward Voltage (VF) VS. 
Forward Current (IF). 
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Figure 2 1 ,  Nonrepetitive Peak Surge Current 
Scale: lOOOA per  V 
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S c a l e :  l r r  = 10A 
IF = 49.6A 
Expanded S c a l e  : 
trr = 300nS 
Figure 22, Reverse Recovery T i m e  
IF = 50A, d I / d t  = 25A/ps @ 25OC 
(JEDEC C i r c u i t )  
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Figure 30, Storage T i m e  (t ,)  vs.  Collector Current (Ic) 
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Figure 3 1, Fall Time ( tf) vs. Collector Current (IC) 
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Figure 32, Storage Time (tS) and Turn-off Time (t off) 
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7.3.3 Thermal Resistance 
Thermal resistance is used to reference thermally sensitive 
characteristics of a device. I t  is also the bases of a circuit 
design for establishing and specifying thermal limits under 
operating conditions. The importance of it can not be o v e r -  
emphasized. 
It is essential that reliable thermal resistance 
measurements are obtained using standard measurement methods and 
to focus attention of both manufacturers and users on the thermal 
management of the high power semiconductor devices. 
Diode Thermal Resistance Measurement 
In order to measure thermal resistance of the diode, the 
forward voltage ( V F )  is monitored with respect to temperature. 
This data relates the thermal resistance of the diode to the VF 
of the diode. 
Measurements are taken at a controlled 5 0 ' C .  Since the 
readings are to reflect the junction to heat sink thermal 
resistance, it is necessary to control and hold the temperature 
of the heat sink at a constant 50'C. The temperature of the heat 
sink, after every measurement, is recorded. The equipment 
consists of an IBM-PC. an oven, a Fluke D.V.M., a constant 
current power supply, a relay matrix and an IEEE interface. 
By using an IBM-PC and interface boards (with A-D's, 
parallel 1/0 and serial communications) this test is also 
automated. The test is started at a heating time of 10 ms and is 
finished with a 30 second heating time. Before every thermal 
resistance measurement, the PC monitors the heat sink temperature 
to insure a stable 50'C. A l s o ,  a delay between each test of 5 
93 
I 
times the previous heating time is used to allow the junction to 
return to 50'C. The individual thermal resistance measurements 
consist of a cold VF reading (taken at the selected current), an 
applied heating current (a selected dc current based on the chip 
~ 
I 
size and for a selected period of time) and a hot VF reading 
(taken with the same current used for the cold reading,. A l s o ,  
during the time the current is applied, a power dissipation 
measurement is taken. With this information and the K-factor 
obtained from the calibration test. the thermal resistance 
junction to heat sink is calculated. 
where delta T=(VF cold-VF hot)K-factor 
PD=power dissipation 
Plots of the individual RQJS readings vs. time of diode samples 
are shown in Figures 37 and 38. 
Transistor Thermal Resistance Measurement 
The transistor thermal resistance tester is a self contained 
NPN transistor/darlington tester which measures the base-emitter 
voltage before and after a set power pulse has been applied. The 
tester then senses the change in the voltage from the base to the 
emitter (delta VBE)  and the change is displayed on the fronc 
panel, digital volt meter. This delta V B E  can be used to 
calculate the temperature rise and thus the thermal resistance 
(RQJC) of the device. The tester can also heat the device up 
slowly and measure the base-emitter voltage at a preselected 
temperature. A plot of the junction temperature and VBE can be 
made on the device under test. 
The tester has a liquid cooled heat exchanger designed to 
94 
cool the devices during a 1 second and greater thermal resistance 
test. This heat exchanger was used to maintain the case 
temperature at 50'C when the ROJC v s .  time plots submitted in 
this report were generated. (Figure 39) 
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8.0 RELIABILITY TESTS 
To maintain uniform methods and have readily available 
standard references of the reliability evaluation, MIL-STD-750C 
(test methods f o r  semiconductor devices) have been specified as 
the bases to define the methods, conditions and limits of the 
tests performed. Electrically tested and accepted random sample 
sets at a minimum of ten transistors and ten diodes have been 
evaluated for each of the reliability performance tests outlined 
in the plan. 
Only the test method, major test conditions and the resu 
are listed in the following outline. Complete documentation 
the test processes, detailed conditions and the evaluat 
ts 
0: 
on 
results on data acquisition is available at P.T.C. to N A S A  
Project Manager for review. 
8.1 Test Plan and Results 
0.1.1 Environmental Tests 
Thermal Shock (temperature cycling) 
Method: 1051.2 
Conditions: -65'C to 125'C, 5 cycles 
Resu 1 ts : No failures 
H i g h  Temperature Life (non operating) 
Method: 1031.4 
Conditions: 150'C, 500 hours 
Interim electrical check points at 168, 
304 and 500 hours 
No failures Results: 
99 
Hermetic Seal (fine leak) 
Method: 1071.2 
Conditions: "HI", (helium fine leak test, fixed 
I 
method) 
-7 3 
Reject limit: 1 x 1 0  at m.cm /s 
Results: 3 failures of 20 units tested 
0.1.2 Mechanical Characteristics Tests 
Shock 
Method: 2016.2 
Conditions: 1 )  Acceleration of 50 G peak 
milliseconds 
2 )  Six directions 
Results: 
(+Z, -Z, +Y, -Y, +X, - X )  of blows 
No visual damage 
No electrical failures 
Constant Acceleration 
Method: 2006 
Conditions: 50 G centrifugal force 
Resu 1 ts : No physical damage 
No electrical rejects 
I 
I 
for 0.5 
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9.0 PROJECT CONCLUS I ONS 
The design, development, fabrication and evaluation of the 
power semiconductor package for the Space Station applications 
have been successfully completed. 
T h e  package specifications required new approaches in 
design, material selection and processing techniques. In 
~ I I U U ~ ~ ~ ~ ~  t h e  m e t = !  c ~ m p ~ n e n t ~ ~  and dielectric materials, 
particular attention has been given to the energy loss 
considerations, both electrical and thermal. New materials u s e d  
f o r  this type of application include liquid crystal polymer 
plastic and polymer (Parylene) coating. 
-L---:-- 
The package outline fits within a rectangular envelope of 
1.445 by 2.250 by 1.640 inches. The complete diode and 
transistor packages weigh 84.5 grams and 86.0 grams respectively. 
Electrical hardware supplied w i t h  each unit weighs additional 9.0 
grams. 
In accordance with NEMA standards, the diode and the 
transistor packages comply w i t h  the ratings of 1400 volts and 
900 volts peak. 
A number of problems encountered in the processing, 
resulting from particular material selection or component design, 
will be resolved during the proposed prototype fabrication of 
these devices as part of P.T.C.'s new POWERMODE product line. 
Some of the recommended and intended areas f o r  improvements are 
solder reflow assembly, component plating, subassembly brazing 
and surface passivation of the chip. 
Material improvements can be made by more directly 
evaluating: 1 )  Metglas R/S solder made by Allied Corporation, 2 )  
101 
directly bonded copper to ceramic substrate made by Toshiba, 
Doduco and BBC, 3) external terminals made of chrome-copper or 
zirconium-copper to improve mechanical strength and electrical 
conductivity and, 4 )  the metallized ceramic plate made of 
aluminum nitride that is in the evaluation stages at several 
potential suppl iers. 
The unique package features developed under this contract 
will allow P.T.C. to enter the power semiconductor market w i t h  a 
new series of devices intended for the commercial market. P.T.C. 
w i l l  market them as the POWERMODE series, consisting of power 
transistors, darlingtons and diodes. This development will allow 
P.T.C. to compete in a market dominated by several foreign 
competitors. 
The initial introduction of the POWERMODE series will 
include 50 ampere, 500 and 1000 volt transistors and 125 ampere, 
1200 volt diode, followed by a 125 ampere, 500 volt darlington. 
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12.0 APPENDICES 
12.1 SPECIFICATIONS FOR SPACE STATION POWER SEMICONDUCTORS 
SPECIFICATIONS FOR SPACE STATION POWER TRANSISTOR 
Case Temperature = 25OC unless otherwise specified 
VALUE/UNITS 
500 V 
SYMBOL CHARACTERISTICS WITH TEST CONDITIONS 
Collector-Emitter Sustaining Voltage 
IC=~$~E\ ,  T-=C  _?QQ 2s n i i l n e  r --- - -B 
VCBO Collector-Base Voltage @ Ic=.3OOmA 600 V 
600 ~FEIC Gain-Collector Current Product 
@VCE'2 5v 
IC(rated) Gain Rated Collector Current 
@h~E=12, vCE=2.5v 
5 OA 
IC(cont. ) Continuous Collector Current lOOA 
200A 
12 
IC(peak) Peak Collector Current, Pulsed 
h -- --r c DC Current Gain @ 1~=50A, Vc~=2.5V 
(Pulsed with duty cycle<2%) 
IB Base Current, continuous 17A 
1.ov Collector-Emitter Saturation Voltage 
@Ic=50A, I~=6.25A 
Base-Emitter Saturation Voltage 
@Ip50A, Ig6.25A 
1.3V 
TJ Operating and Storage Junction 
Temperature Range 
-50 to 200°C 
td Turn-On Delay Time 0.1 ps 
1.0 ps 
2.5 ps 
0.5 us 
tr Rise Time (10 to 90% IC) 
tS Storage Time (time from Ig<O - to 0.91,) 
tf Fall Time (90 to 10% IC) t 
All switching times measured with resistive load, supply voltage VCC=3OOV, 
1~=50A, I B ~ = I B ~ ~ . ~ A  using 50 to 100 ps pulses with duty cycle<2%. 
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SYMBOL 
VR 
VRSM 
IR 
IF 
IFSM 
vF 
TJ 
TSTG 
trr 
IRR 
12.2 SPECIFICATIONS FOR SPACE STATION DIODE 
Case Temperture = 25°C unless otherwise specified 
CHARACTERISTICS WITH TEST CONDITIONS 
DC Blocking Voltage, T~=100"C 
(also called Peak Inverse Voltage, PIV) 
Peak Non-repetitive Reverse Voltage, 
TJ= 100 " C 
Reverse Leakage Current @vR=1ooov 
@TJ=~~"C 
@T 5'1 00 " C 
Average Forward Current @ T~=100"C 
Non-repetitive Peak Surge Current 
(1/2 cycle, 60 Hz, Resistive Load) 
Forward Voltage @1~=50A 
Operating Junction Temperature Range 
Storage Temperature Range 
Reverse Recovery Time @Tj=lOO"C 
1~=50A, dI/dt=25A/ps (JEDEC Circuit) 
Peak Reverse Recovery Current 
1~=50A, dI/dt=25A/ps (JEDEC Circuit) 
VALUE/UNITS 
lO0OV 
1200v 
0 . 0 5 0 ~ ~  
5mA 
5 OA 
600A 
1.5V 
-65 to 175°C 
-65 to 200°C 
0.5 ps 
5A 
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